Refresh control circuitry for refreshing storage data

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6765838
APP PUB NO 20030081485A1
SERIAL NO

10209901

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A refresh array activating signal is activated in accordance with a refresh request and specific address bit(s) of a refresh address. Specific lower bit(s) of a refresh address counter is (are) utilized as the specific address bit(s) of the refresh address, and the specific address bit(s) is (are) utilized as upper bit(s) of the refresh address. Thus, in the self-refresh mode, refresh can be performed for a prescribed address region at uniform intervals, with a lengthened refresh interval, consuming less current. A semiconductor memory device is provided which allows current consumption to be distributed on a time basis and to be reduce in a self-refresh mode is provided.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
DRAM MEMORY TECHNOLOGIES LLC500 NEWPORT CENTER DRIVE NEWPORT BEACH CA 92660

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Matsumoto, Junko Hyogo, JP 28 722
Okamoto, Takeo Hyogo, JP 27 739
Yamauchi, Tadaaki Hyogo, JP 81 1429

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation