Lead frame for a semiconductor device and a semiconductor device incorporating the lead frame

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6756660
APP PUB NO 20030155634A1
SERIAL NO

10322900

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A lead frame for a semiconductor device. The lead frame has opposite first and second sides bounded respectively by first and second parallel reference planes between which a thickness is defined. The lead frame has a support with a surface at the first side of the lead frame for receiving a semiconductor chip. A plurality of leads are spaced from the support to be electrically connected to a semiconductor chip on the support. A first lead in the plurality of leads has a length between first and second ends and a width taken transversely to the length. The first end of the first lead has a first region that has a thickness less than the thickness of the first lead at the second end of the first lead so that at least a part of the first region is offset from the second reference plane toward the first reference plane. The first end of the first lead has at least a first protrusion projecting away from the first reference plane.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
MITSUI HIGH-TEC10-1 KOMINE 2-CHOME YAHATANISHI-KU KITAKYUSHI-SHI FUKUOKA

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Ishibashi, Takahiro Fukuoka, JP 16 205
Narimatsu, Hiroaki Fukuoka, JP 2 18
Yasunaga, Shoshi Fukuoka, JP 6 154

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation