Semiconductor memory device

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6740958
SERIAL NO

10115101

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Disclosed is a semiconductor device, such as a semiconductor memory device, having structure wherein invasion of minority carriers from the semiconductor substrate into components of the device, formed on the substrate, can be avoided. The semiconductor memory device can be an SRAM or DRAM, for example, and includes a memory array and peripheral circuit on a substrate. In one aspect of the present invention, a buried layer of the same conductivity type as that of the substrate, but with a higher impurity concentration than that of the substrate, is provided beneath at least one of the peripheral circuit and memory array. A further region can extend from the buried layer, for example, to the surface of the semiconductor substrate, the buried layer and further region in combination acting as a shield to prevent minority carriers from penetrating to the device elements. As a second aspect of the present invention, first carrier absorbing areas (to absorb minority carriers) are located between the memory array and the switching circuit of the peripheral circuit, and second carrier absorbing areas are provided to surround input protective elements of the device. As a third embodiment of the present invention, a plurality of isolation regions of the same conductivity type are provided, with unequal voltages applied to these isolation regions, or unequal voltages applied to the substrate, on the one hand, and to these isolation regions, on the other.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
RENESAS TECHNOLOGY CORPORATION4-1 MARUNOUCHI 2-CHOME CHIYODA-KY TOKYO

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Homma, Noriyuki Kodaira, JP 27 547
Hori, Ryoichi Hinode-machi, JP 89 1846
Ikeda, Takahide Tokorozawa, JP 37 843
Itoh, Kiyoo Higashikurume, JP 228 5569
Kitsukawa, Goro Hinode-machi, JP 74 1181
Kobayashi, Yutaka Katsuta, JP 311 3245
Nakazato, Shinji Takasaki, JP 19 538
Saito, Yoshikazu Takasaki, JP 82 730
Shimohigashi, Katsuhiro Musashimurayama, JP 59 1984
Tanba, Nobuo Palo Alto, CA 11 253
Uchida, Hideaki Takasaki, JP 40 587
Watanabe, Takao New Haven, CT 217 4517
Yamamura, Masahiro Takasaki, JP 19 342

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation