Method for fabricating CMOS transistor of a semiconductor device

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6740572
APP PUB NO 20040005751A1
SERIAL NO

10331529

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method for fabricating a complementary metal oxide semiconductor (CMOS) of a semiconductor device includes the steps of: performing an implant process to a semiconductor substrate to form N-well and P-well; patterning a gate oxide layer, a gate electrode and an etching stop layer on the semiconductor substrate formed on the semiconductor substrate sequentially; depositing a gate oxide layer and an insulating layer having a high etching ratio on the semiconductor substrate; etching the insulating layer to form a side wall spacer and to form a source/drain through an implant process; removing the gate oxide layer placed around a gate edge through a wet etching; and depositing an interlayer insulating layer on the semiconductor substrate. The method is capable of preventing a gate from deteriorating by removing a gate oxide layer at a gate edge region by processing anisotropic wet etching after a gate formation of the CMOS and a source/drain formation processes.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
CHUNG CHENG HOLDINGS LLC2711 CENTERVILLE ROAD SUITE 400 WILMINGTON DE 19808

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Cha, Jae-han Cheongju, KR 14 109

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation