Package of semiconductor chip with array-type bonding pads

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6707164
APP PUB NO 20030075812A1
SERIAL NO

10142453

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A package of a semiconductor chip with array-type bonding pads. The semiconductor chip has a plurality of bonding pads located about periphery of the chip, in which the semiconductor chip is characterized at the bonding pads being positioned in at least four rows along each side of the chip, the four rows comprising an inner row, a mid-inner row, a mid-outer row, and an outer row. The inner row and the mid-inner row of the bonding pads consist of signal pads, and the outer row and the mid-outer row of the bonding pads consist of power pads and ground pads.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
ACER LABORATORIES INCHSIN TAI WU ROAD HSICHIH 21F NO 88 SEC 1 TAIPEI HSIEN 221 R O C

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Chang, I-Feng Taipei, TW 3 26
Cheng, Wen-Lung Taipei, TW 13 80
Huang, Hung-Cheng Taipei, TW 6 54

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation