Formation method for semiconductor layer

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6562129
APP PUB NO 20020102761A1
SERIAL NO

09837554

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

After a Group III-V compound semiconductor layer, to which a p-type dopant has been introduced, has been formed over a substrate, the compound semiconductor layer is annealed. In the stage of heating the compound semiconductor layer, atoms, deactivating the p-type dopant, are eliminated from the compound semiconductor layer by creating a temperature gradient in the compound semiconductor layer.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
MATSUSHITA ELECTRIC INDUSTRIAL CO LTDOSAKA JAPAN OSAKA

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Ban, Yuzaburo Osaka, JP 36 839
Hasegawa, Yoshiaki Osaka, JP 87 1041
Kidoguchi, Isao Hyogo, JP 119 1434
Tsujimura, Ayumu Osaka, JP 25 547

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation