Method of making nonvolatile memory device having reduced capacitance between floating gate and substrate
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Apr 15, 2003
Grant Date -
Mar 6, 2003
app pub date -
Aug 24, 2001
filing date -
Aug 24, 2001
priority date (Note) -
In Force
status (Latency Note)
![]() |
A preliminary load of PAIR data current through [] has been loaded. Any more recent PAIR data will be loaded within twenty-four hours. |
PAIR data current through []
A preliminary load of cached data will be loaded soon.
Any more recent PAIR data will be loaded within twenty-four hours.
![]() |
Next PAIR Update Scheduled on [ ] |

Importance

US Family Size
|
Non-US Coverage
|
Patent Longevity
|
Forward Citations
|
Abstract
This invention discloses a method of making a nonvolatile memory device, wherein the capacitance between the floating gate and the substrate is reduced to result in a high capacitive coupling ratio. First, a substrate with shallow trench isolation (STI) structures protruding above the substrate and a conductive layer confined between the STI structures is provided. The conductive layer is recessed below the STI structures to leave a recess. A spacer is formed on the sidewalls of the recess to serve as an oxidation mask for the underlying conductive layer. A thermal oxide layer is grown on the conductive layer where it is not covered by the spacer, and the spacer is then removed. An opening is etched through the conductive layer using the thumal oxide layer as an etch mask to define a floating gate. After removing the oxide layer, a thin inter-gate dielectric layer and a control gate layer are sequentially formed.
First Claim
all claims..Other Claims data not available
Family

- 15 United States
- 10 France
- 8 Japan
- 7 China
- 5 Korea
- 2 Other
Patent Owner(s)
Patent Owner | Address | |
---|---|---|
VANGUARD INTERNATIONAL SEMICONDUCTOR CORPORATION | 123 PARK AVE-3RD HSINCHU SCIENCE PARK HSINCHU 30077 |
International Classification(s)
Inventor(s)
Inventor Name | Address | # of filed Patents | Total Citations |
---|---|---|---|
Tseng, Horng-Huei | Hsinchu, TW | 447 | 4884 |
# of filed Patents : 447 Total Citations : 4884 |
Cited Art Landscape
- No Cited Art to Display

Patent Citation Ranking
- 5 Citation Count
- H01L Class
- 1.41 % this patent is cited more than
- 22 Age
Forward Cite Landscape
- No Forward Cites to Display

Maintenance Fees
Fee | Large entity fee | small entity fee | micro entity fee | due date |
---|
Fee | Large entity fee | small entity fee | micro entity fee |
---|---|---|---|
Surcharge after expiration - Late payment is unavoidable | $700.00 | $350.00 | $175.00 |
Surcharge after expiration - Late payment is unintentional | $1,640.00 | $820.00 | $410.00 |
Full Text

Legal Events

Matter Detail

Renewals Detail
