Method and apparatus for rendering an IC design layout employing graphics files at low zoom-in factors

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6510543
SERIAL NO

09678514

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method and apparatus for rendering an integrated circuit design layout is described. Graphics files are generated for selected zoom-in factors from cell-based information of the integrated circuit design, and stored in memory. When a computer operator selects a zoom-in factor greater by a predetermined amount than the largest of such selected zoom-in factors, a selector enables a rendering engine to render the integrated circuit design layout from the cell-based information. On the other hand, when the computer operator selects a zoom-in factor less than the largest of such selected zoom-in factors plus the predetermined amount, the selector enables a graphics processor to render the integrated circuit design layout from appropriate ones of the graphics files.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
ORIDUS INC39560 STEVENSON PLACE STE 221 FREMONT CA 94539

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Chen, Tsung-Yen(Eric) Fremont, CA 9 298
Gu, Ke-Qin San Jose, CA 7 82
Han, Ching-Chih Jason 3 201
Lee, Kuo-Chun Fremont, CA 402 4137

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation