Timing optimization and timing closure for integrated circuit models

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6487705
SERIAL NO

09946240

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method correlates a timing target for electronic design automation (EDA) design tools by comparing slack distributions. A method of designing an integrated circuit can include designing an integrated circuit by RTL synthesis with embedded timing analysis and optimization and placement of cells with embedded timing analysis and optimization. The method can also include designing an integrated circuit by routing with embedded timing analysis and optimization; performing reference timing analysis; performing reference timing analysis and embedded timing analysis using a parasitic estimation model. The method can also include comparing at least two slack distributions resulting from timing analyses. The method can include calculating and comparing autocorrelation functions of slack distributions. The method can include calculating interrcorrelation functions of slack distributions. An embodiment teaches an integrated circuit designed by the method taught. Another embodiment teaches a computer program product according to the method taught.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
NEC ELECTRONICS INC2880 SCOTT BOULEVARD SANTA CLARA CA 95050

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Kovacs-Birkas, Attila Santa Clara, CA 3 36
Roethig, Wolfgang San Jose, CA 29 300

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation