Semiconductor device and method of manufacturing the same

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6383860
APP PUB NO 20010041438A1
SERIAL NO

09908607

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A first impurity diffusion layer forms one of source/drain regions and also forms a bit line. A first semiconductor layer, a channel semiconductor layer and a second semiconductor layer, which forms the other of source/drain regions and also forms a storage node, are disposed on the first impurity diffusion layer. A capacitor insulating film is disposed on a second conductive layer. A cell plate is disposed on a storage node with the capacitor insulating film therebetween. A capacitance of the bit line is reduced, and a dynamic random access memory thus constructed performs a high-speed operation.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
VACHELLIA LLC500 NEWPORT CENTER DRIVE 7TH FLOOR NEWPORT BEACH CA 92660

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Inoue, Yasuo Hyogo, JP 196 3630
Iwamatsu, Toshiaki Hyogo, JP 222 3449
Kanamoto, Kyozo Hyogo, JP 18 379
Kuriyama, Hirotada Hyogo, JP 43 1054
Maeda, Shigenobu Hyogo, JP 252 3769
Maegawa, Shigeto Hyogo, JP 81 1904

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation