Method of manufacturing semiconductor device

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6326254
SERIAL NO

09070786

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Wells of n- and p-type are formed in a p-type substrate. Wells of p-type are also formed in the n-type well. Both the p-type wells are formed by the same process at the same time to make MOS transistors have different threshold voltages. MOS transistors having a long gate length and a low threshold voltage are formed in the p-well in the n-well, and MOS transistors having a short gate length and a high threshold voltage are formed in the p-well at the outside of the n-well. Fuses are formed over the p-type wells in the n-type well at a high density.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • FUJITSU SEMICONDUCTOR LIMITED;FUJITSU VLSI LIMITED

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Asano, Masayoshi Kasugai, JP 18 109
Ema, Taiji Kawasaki, JP 186 2365
Kanazawa, Kenichi Kawasaki, JP 14 110
Katayama, Masaya Kasugai, JP 27 206
Miyoshi, Satoru Kawasaki, JP 9 96
Tsutsui, Tatsumi Kasugai, JP 6 78

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation