Semiconductor package with a stacked chip on a leadframe

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6307256
SERIAL NO

09178769

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

The present invention provides a leadframe package formed by flip chip on leadframe technique. The chips are face to face attached on both sides of the leadframe surface. Another embodiment according to the present invention is that the chips are back to back attached on a leadframe. A chip with smaller size is stacked on a further chip with larger size. The smaller chip is connected to the leadframe by wire bonding. The present invention includes a first chip attached on the leadframe by using flip chip technology. The first chip has a plurality of conductive bump for electrically transferring signal to external. The tape has a plurality of openings or slots through the tape. Each opening exposes the terminal of the inner leads. Thus, a further chip can be set on the opposite major surface of the leadframe by means of the openings or slots. The second chip can be optionally face to face formed on the other side of the leadframe or back to back stacked on the first chip. The second chip is connected to the leadframe by wire bounding under this structure.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
APACK TECHNOLOGIES INCNO 3 LI-SHIN RD V SCIENCE-BASED INDUSTRIAL PARK HSIN-CHU R O C

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Chiang, Cheng-Lien Taipei, TW 55 1434
Liau, Shyi-Ching Hsinchu, TW 20 348

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation