Partial or complete amplifier bypass
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Aug 7, 2001
Grant Date -
N/A
app pub date -
Sep 28, 1999
filing date -
Sep 28, 1999
priority date (Note) -
In Force
status (Latency Note)
![]() |
A preliminary load of PAIR data current through [] has been loaded. Any more recent PAIR data will be loaded within twenty-four hours. |
PAIR data current through []
A preliminary load of cached data will be loaded soon.
Any more recent PAIR data will be loaded within twenty-four hours.
![]() |
Next PAIR Update Scheduled on [ ] |

Importance

US Family Size
|
Non-US Coverage
|
Patent Longevity
|
Forward Citations
|
Abstract
A power amplifier circuit arrangement particularly useful for portable phones used in wireless systems. A power amplifier stage can be partially or completely bypassed so that multi-stage amplifiers can be built that allow wide dynamic range of power amplification to be obtained efficiently. A switch at the input of an amplifier stage couples an input signal either to an amplifier or to a bypass path. The output of the amplifier is coupled to a first impedance-transforming network. The bypass path includes a second impedance-transforming network. A third impedance transforming network couples the outputs of the first and second impedance transforming networks. The impedance transforming networks are constructed and arranged so that input and output signals see the correct load regardless of whether the amplifier is used or bypassed. Using the principles of this invention, multi-stage amplifiers can be constructed including input and bypass attenuators to achieve a wide range of gain levels.
First Claim
all claims..Other Claims data not available
Family
- No Family data available.
- 15 United States
- 10 France
- 8 Japan
- 7 China
- 5 Korea
- 2 Other
Patent Owner(s)
Patent Owner | Address | |
---|---|---|
QUALCOMM INC | SAN DIEGO CA |
International Classification(s)

- 1999 Application Filing Year
- H03F Class
- 416 Applications Filed
- 261 Patents Issued To-Date
- 62.75 % Issued To-Date
Inventor(s)
Inventor Name | Address | # of filed Patents | Total Citations |
---|---|---|---|
Ballantyne, Gary J | San Diego, CA | 17 | 389 |
# of filed Patents : 17 Total Citations : 389 |
Cited Art Landscape
- No Cited Art to Display

Patent Citation Ranking
- 20 Citation Count
- H03F Class
- 70.98 % this patent is cited more than
- 24 Age
Forward Cite Landscape
- No Forward Cites to Display

Maintenance Fees
Fee | Large entity fee | small entity fee | micro entity fee | due date |
---|
Fee | Large entity fee | small entity fee | micro entity fee |
---|---|---|---|
Surcharge after expiration - Late payment is unavoidable | $700.00 | $350.00 | $175.00 |
Surcharge after expiration - Late payment is unintentional | $1,640.00 | $820.00 | $410.00 |
Full Text

Legal Events
Date | Code | Event | Description |
---|---|---|---|
Jan 25, 2013 | FPAY | FEE PAYMENT | year of fee payment: 12 |
Dec 29, 2008 | FPAY | FEE PAYMENT | year of fee payment: 8 |
Feb 01, 2005 | FPAY | FEE PAYMENT | year of fee payment: 4 |
Aug 07, 2001 | I | Issuance | |
Jul 19, 2001 | STCF | INFORMATION ON STATUS: PATENT GRANT | free format text: PATENTED CASE |
Sep 28, 1999 | F | Filing | |
Sep 28, 1999 | PD | Priority Date |

Matter Detail

Renewals Detail
