Method of manufacturing a nonvolatile memory

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6251729
SERIAL NO

09464004

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

In a method of manufacturing a semiconductor device comprising a field-effect transistor and a non-volatile memory element at a surface of a semiconductor body, a first and a second active region of a first conductivity type are defined at the surface of the semiconductor body for the transistor and the memory element, respectively. The surface of the semiconductor body is subsequently coated with a first insulating layer providing a sacrificial gate dielectric of the transistor and a floating gate dielectric of the memory element, which first insulating layer is then covered by a silicon-containing layer providing a sacrificial gate of the transistor and a floating gate of the memory element. After formation of the sacrificial gate and the floating gate, the transistor and the memory element are provided with source and drain zones of a second conductivity type. In a next step, a dielectric layer is applied, which is removed over at least part of its thickness by means of a material removing treatment until the silicon-containing layer at the first and the second active region and is exposed, after which the silicon-containing first active region are removed, thereby forming a recess in the dielectric layer. Subsequently, a second insulating layer is applied at the second active region providing an inter-gate dielectric of the memory element, and a third insulating layer is applied at the first active region providing a gate dielectric of the transistor. After formation of the gate dielectric and the inter-gate dielectric, a conductive layer is applied which is shaped into a gate of the transistor at the first active region and a control gate of the memory element at the second active region.

First Claim

See full text

Other Claims data not available

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
SK HYNIX INCGYEONGGI-DO

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Montree, Andreas H Eindhoven, NL 9 210
Schmitz, Jurriaan Eindhoven, NL 17 571
Woerlee, Pierre H Eindhoven, NL 18 547

Cited Art Landscape

Load Citation

Patent Citation Ranking

  • 82 Citation Count
  • H01L Class
  • 96.42 % this patent is cited more than
  • 24 Age
Citation count rangeNumber of patents cited in rangeNumber of patents cited in various citation count ranges37544381208110753522175103801 - 1011 - 2021 - 3031 - 4041 - 5051 - 6061 - 7071 - 8081 - 9091 - 100100 +0255075100125150175200225250275300325350375400425450475500525550575

Forward Cite Landscape

Load Citation