DMA with dynamically assigned channels, flexible block boundary notification and recording, type code checking and updating, commands, and status reporting
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Nov 28, 2000
Grant Date -
N/A
app pub date -
Apr 30, 1997
filing date -
Apr 30, 1997
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
An improved DMA controller is provided. The improved DMA controller uses a peripheral control bus which has scan codes to indicate the DMA channel, conventional data request/data acknowledge lines, and additional lines indicating a 'terminate,' 'type fetch,' 'end of buffer' and 'store status.' List entries are associated with the buffers in the memory. Each list entry has a type/status field which can be coded with information indicating 'ready buffer,' whether to notify 'end of buffer,' 'buffer in progress,' 'completed buffer without status,' 'completed buffer with status,' 'ready buffer with command,' and 'ready buffer without command.' The type of status byte can be checked before processing the buffers.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully