Fault tolerant computer system

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6141770
SERIAL NO

09330757

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A computer system uses redundant voting at the hardware clock level to detect and to correct single event upsets (SEU) and other random failures. In one preferred embodiment, the computer includes four or more commercial processing units (CPUs) operating in strict 'lock-step' and whose outputs (33, 37) to system memory and system bus are voted by a gate array which may be implemented in a custom integrated circuit. A custom memory controller interfaces to the system memory and system bus. The data and address (35, 37) at each write to and read from memory within the computer are voted at each CPU clock cycle. A vote status and control circuit 'reads' the status of the vote and controls the state of the CPUs using hardware and software. The majority voted signals are used by the agreeing CPUs 32 to continue processing operations without interruption. The system logic selects the best chance of recovering from a detected fault by re-synchronizing all CPUs, powering down a faulty CPU or switching to a spare computer, resetting and re-booting the substituted CPUs.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
GENERAL DYNAMICS INFORMATION SYSTEMS INC3190 FAIRVIEW PARK DRIVE FALLS CHURCH VA 22042

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Fuchs, Stephen Chanhassen, MN 4 134
Wardrop, Andrew J Lakeville, MN 8 217

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation