Synchronous memory test system
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Nov 30, 1999
Grant Date -
N/A
app pub date -
Jul 16, 1997
filing date -
Jul 16, 1997
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
An automated, portable, and time conservative memory test system for identifying test parameters including type, control line configuration, depth, width, access time, and burst features of any one of a wide variety of synchronous memories including SDRAMs and SGRAMs, and whether an IC chip, bank, board or module, without requiring hardware modifications or additions to the memory device being identified, and without requiring storage of test patterns or characterizing, data in the memory device.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully