Low voltage self cascode current mirror

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5966005
SERIAL NO

08993030

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

An integrated circuit is provided for sourcing a mirrored current into a high impedance output node. A load may be coupled to the output node, and the mirrored current may be derived proportional to or substantially equal to current forwarded from a reference current source. The integrated circuit, or current mirror, includes a pair of series-connected output transistors coupled between the output node and a reference terminal. One of the output transistors is dimensioned with a channel that is short enough to ensure the threshold voltage of that transistor is smaller than the threshold voltage of the other transistor having a longer channel. Thus, one transistor utilizes the benefits of high density integrated circuit manufacture and, more specifically, short channel effects arising from channel length less than, e.g., 1.0 microns. The difference in threshold voltages between the pair of output transistors, and mutually connecting gates of those transistors helps maximize the output impedance and voltage swing from the output node of the current mirror while minimizing voltage needed to operate the current mirror.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
ASAHI KASEI MICROSYSTEMS CO LTD A CORP OF JAPANSHIBUYA-KU T S BUILDING 24-10 YOYOGI 1-CHOME TOKYO

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Fujimori, Ichiro Sagamihara, JP 39 803

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation