Method and apparatus for performing a masked byte addition operation

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5946222
SERIAL NO

08770457

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method and apparatus for performing an add-masked byte operation on a word of digital data comprises a register for receiving the word, a register for receiving a mask byte, and a multiplication module for receiving inputs from the registers. A multiplier multiplies each byte in the word by a corresponding bit in the mask byte to obtain a series of partial products. A multiplexer shifts the partial products until the partial products are disposed in the same register location as the location of the partial product achieved with the least significant byte in the word. An arithmetic logic unit clears certain bits in the partial products and adds the partial products to obtain a sum. The use of an existing multiplier module in an image processing system eliminates the costs involved in providing additional hardware for performing an add-masked byte operation.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
QUALCOMM INCORPORATED5775 MOREHOUSE DRIVE SAN DIEGO CA 92121-1714

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Redford, John L Cambridge, MA 12 252

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation