Time slot interchanger and digital communications terminal for ISDN D-channel assembly
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
May 18, 1999
Grant Date -
N/A
app pub date -
Dec 4, 1996
filing date -
Dec 4, 1996
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
The invention comprises a time slot interchanger and method for multiplexing ISDN D-channel signals into multiplexed signals in a digital communications terminal. The method comprises receiving a frame of communication signals wherein some of the communication signals represent ISDN D-channel signals. The frame of communication signals is stored in memory during a first frame period. During a second frame period, at least some of the stored communication signals are retrieved from memory. Multiplexed signals are assembled wherein each multiplexed signal comprises a multiplexed combination of the data bits of ISDN D-channel signals retrieved from memory. The multiplexed signals are then output during a second frame period.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully