Initializing and reprogramming circuitry for state independent memory array burst operations control
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Apr 20, 1999
Grant Date -
N/A
app pub date -
Apr 15, 1994
filing date -
Apr 15, 1994
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
A synchronous dynamic random access memory (SDRAM) device having a master control circuit for accepting a first command and a second command and having an initialization and reprogramming circuit. The master control circuit generates and initialization signal in response to the first command and generates a reprogramming signal in response to the second command. The initialization and reprogramming circuit responds to the initialization signal to control initial programming of a burst control operation feature and responds to the reprogramming signal to control a reprogramming of the burst control operation feature.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully