Line amplifier for static RAM memory
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Oct 13, 1998
Grant Date -
N/A
app pub date -
Jun 18, 1996
filing date -
Jun 19, 1995
priority date (Note) -
Expired
status (Latency Note)
Importance
Abstract
A line amplifier for static RAM memory in CMOS technology comprises first and second branches formed by a first plurality of transistors (TP.sub.1, TN.sub.1, TN.sub.2) and a second plurality of transistors (TP.sub.2, TN.sub.3, TN.sub.2), respectively. The branches are connected in series between the power supply (Vdd) and reference voltage (Vss). A positive feedback is produced by direct connection through internal nodes, and an evaluation switching transistor makes it possible to equalize the values of the voltages on the internal nodes at equilibrium. Under read control (CL), the transistor (TN.sub.2) makes it possible to amplify the preliminary difference between voltage levels due to a transition of the bit signal (D) and complemented bit signal (D) applied to the internal nodes. A precharge transistor (TN.sub.4) is common to the first and second branches and thus allows an increase in switching speed.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully