Logic module with configurable combinational and sequential blocks
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Jul 14, 1998
Issued Date -
N/A
app pub date -
Nov 12, 1996
filing date -
May 11, 1990
priority date (Note) -
In Force
status (Latency Note)
![]() |
A preliminary load of PAIR data current through [] has been loaded. Any more recent PAIR data will be loaded within twenty-four hours. |
PAIR data current through []
A preliminary load of cached data will be loaded soon.
Any more recent PAIR data will be loaded within twenty-four hours.
![]() |
Next PAIR Update Scheduled on [ ] |

Importance

US Family Size
|
Non-US Coverage
|
Patent Longevity
|
Forward Citations
|
Abstract
A logic module includes first and second multiplexers each having two data inputs and a select input. Both select inputs are connected to the output of a two-input logic gate of a first type. The inputs to the first and second multiplexers comprise data signals from a first group. One input of each logic gate comprises a data signal of a second group and the other input of each logic gate comprises a data signal of a third group. A third multiplexer has first and second data inputs connected the outputs of the first and second multiplexers, respectively, and a select input connected to the output of a two-input logic gate of a second type. Its output is connected to a first data input of a fourth multiplexer having a HOLD1 input coupled to its select input. Its output and a CLEAR input are presented to an AND gate whose output is connected to the second data input of the fourth multiplexer and to the first data input of a fifth multiplexer. The fifth multiplexer select input comprises a HOLD2 input. Its output and the CLEAR input are presented to an AND gate whose output is connected to the second data input of the fifth multiplexer and to an output node. The CLEAR, HOLD1 and HOLD2 inputs comprise combinations of signals from a data signal of a third group which may contain data signals of one of the other groups.
First Claim
all claims..Other Claims data not available
Family

- 15 United States
- 10 France
- 8 Japan
- 7 China
- 5 Korea
- 2 Other
Patent Owner(s)
Patent Owner | Address | |
---|---|---|
ACTEL CORPORATION | MOUNTAIN VIEW CA |
International Classification(s)

- 1996 Application Filing Year
- H03K Class
- 1242 Applications Filed
- 829 Patents Issued To-Date
- 66.75 % Issued To-Date
Inventor(s)
Inventor Name | Address | # of filed Patents | Total Citations |
---|---|---|---|
El, Gamal Abbas | Palo Alto, CA | 38 | 2766 |
# of filed Patents : 38 Total Citations : 2766 | |||
Galbraith, Douglas C | Fremont, CA | 19 | 1572 |
# of filed Patents : 19 Total Citations : 1572 | |||
Greene, Jonathan W | Palo Alto, CA | 37 | 1414 |
# of filed Patents : 37 Total Citations : 1414 |
Cited Art Landscape
- No Cited Art to Display

Patent Citation Ranking
- 24 Citation Count
- H03K Class
- 83.40 % this patent is cited more than
- 27 Age
Forward Cite Landscape
- No Forward Cites to Display

Maintenance Fees
Fee | Large entity fee | small entity fee | micro entity fee | due date |
---|
Fee | Large entity fee | small entity fee | micro entity fee |
---|---|---|---|
Surcharge after expiration - Late payment is unavoidable | $700.00 | $350.00 | $175.00 |
Surcharge after expiration - Late payment is unintentional | $1,640.00 | $820.00 | $410.00 |
Full Text

Legal Events
Date | Code | Event | Description |
---|---|---|---|
Jan 15, 2016 | AS | ASSIGNMENT | free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A.;REEL/FRAME:037558/0711 Owner name: MICROSEMI SEMICONDUCTOR (U.S.) INC., A DELAWARE CO Effective Date: Jan 15, 2016 free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A.;REEL/FRAME:037558/0711 Owner name: MICROSEMI SOC CORP., A CALIFORNIA CORPORATION, CAL Effective Date: Jan 15, 2016 free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A.;REEL/FRAME:037558/0711 Owner name: MICROSEMI CORP.-ANALOG MIXED SIGNAL GROUP, A DELAW Effective Date: Jan 15, 2016 free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A.;REEL/FRAME:037558/0711 Owner name: MICROSEMI COMMUNICATIONS, INC. (F/K/A VITESSE SEMI Effective Date: Jan 15, 2016 free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A.;REEL/FRAME:037558/0711 Owner name: MICROSEMI CORP.-MEMORY AND STORAGE SOLUTIONS (F/K/ Effective Date: Jan 15, 2016 free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A.;REEL/FRAME:037558/0711 Owner name: MICROSEMI CORPORATION, CALIFORNIA Effective Date: Jan 15, 2016 free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A.;REEL/FRAME:037558/0711 Owner name: MICROSEMI FREQUENCY AND TIME CORPORATION, A DELAWA Effective Date: Jan 15, 2016 |
Oct 26, 2011 | AS� | SECURITY INTEREST | free format text: SUPPLEMENTAL PATENT SECURITY AGREEMENT;ASSIGNORS:MICROSEMI CORPORATION;MICROSEMI CORP. - ANALOG MIXED SIGNAL GROUP;MICROSEMI CORP. - MASSACHUSETTS;AND OTHERS;REEL/FRAME:027213/0611 Owner name: MORGAN STANLEY & CO. LLC, NEW YORK Effective Date: Oct 26, 2011 |
Jan 14, 2010 | FPAY | FEE PAYMENT | year of fee payment: 12 |
Jan 17, 2006 | FPAY | FEE PAYMENT | year of fee payment: 8 |
Feb 06, 2002 | REMI | MAINTENANCE FEE REMINDER MAILED | |
Jan 11, 2002 | FPAY | FEE PAYMENT | year of fee payment: 4 |
Dec 01, 2001 | FEPP | FEE PAYMENT PROCEDURE | free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
Dec 29, 1998 | CC | CERTIFICATE OF CORRECTION | |
Jul 14, 1998 | I | Issuance | |
Jun 08, 1998 | STCF | INFORMATION ON STATUS: PATENT GRANT | free format text: PATENTED CASE |
Nov 12, 1996 | F | Filing | |
May 11, 1990 | PD | Priority Date |

Matter Detail

Renewals Detail
