Processor independent error checking arrangement
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Jun 9, 1998
Issued Date -
N/A
app pub date -
Jul 9, 1997
filing date -
Dec 18, 1995
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
A dual processor computer system with error checking that stops immediately when a discrepancy is detected between the two processors. The system includes a first processor for executing a series of instructions including input/output instructions. A second processor executes the same instructions independently of and in synchronization with the first processor. Both processors have a processor independent bus interface. All significant processor address, data, and control signals are connected to all peripheral devices by a processor independent I/O bus. A comparison circuit detects discrepancies in the operation of the two lock step processors and provides a signal that immediately stops operation of the processors when an error is detected. Each processor is connected through its associated processor independent bus interface to the comparison circuit and the first processor is also connected through its interface to the I/O bus. The I/O bus is independent of the processor type, clock rate, and peripherals chosen in the construction of the computing system. This independence allows the computing system to be upgraded with faster processors and newer peripherals, without having to redesign the error checking circuitry.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully