Variable delay circuit

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5764093
SERIAL NO

08850816

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A fine variable delay circuit includes a buffer having an input connected to a signal input terminal and an output. The buffer has an output impedance and outputs a logical level from the output. The fine variable delay circuit also includes a schmidt trigger buffer having an input connected to the output of the buffer and an output connected to a signal output terminal, a CMOS transistor having a gate and two electrodes, the gate being connected to a connection point between said buffer and said schmidt trigger buffer. In addition, the fine variable delay circuit includes a first switching element connected between one of the electrodes of the CMOS transistor and one terminal of a power supply, a second switching element connected between another of the electrodes of the CMOS transistor and another terminal of the power supply, and a delay setting circuit responsive to a select signal for controlling the first switching element and the second switching element to set simultaneously each of the first switching element and the second switching element to one of an ON and an OFF state, thereby setting a delay.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
ADVANTEST CORPORATIONNERIMA-KU TOKYO 179

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Hayashi, Yokichi Ohra-gun, JP 3 124
Ochiai, Katsumi Gyoda, JP 63 628
Tsukahara, Hiroshi Gyoda, JP 56 1058
Watanabe, Naoyoshi Gyoda, JP 16 411
Yamada, Masuhiro Ashikaga, JP 5 58

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation