Surface mount and flip chip technology for total integrated circuit isolation

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5753529
SERIAL NO

08444660

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

An integrated circuit chip has full trench dielectric isolation of each portion of the chip. Initially the chip substrate is of conventional thickness and has semiconductor devices formed in it. After etching trenches in the substrate and filling them with dielectric material, a heat sink cap is attached to the passivation layer on the substrate front side surface. The substrate backside surface is removed (by grinding or CMP) to expose the bottom portion of the trenches. This fully isolates each portion of the die and eliminates mechanical stresses at the trench bottoms. Thereafter drain or collector electrical contacts are provided on the substrate backside surface. In a flip chip version, frontside electrical contacts extend through the frontside passivation layer to the heat sink cap. In a surface mount version, vias are etched through the substrate, with surface mount posts formed on the vias, to contact the frontside electrical contacts and provide all electrical contacts on the substrate backside surface. The wafer is then scribed into die in both versions without need for further packaging.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
SILICONIX INCORPORATED2585 JUNCTION AVENUE SAN JOSE CALIFORNIA 95134-1923 95134-1923

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Chang, Mike F Cupertino, CA 41 2506
Dun, Jowei San Jose, CA 17 760
Ho, Yueh-Se Sunnyvale, CA 113 2197
Hshieh, Fwu-Iuan San Jose, CA 163 5833
Owyang, King Atherton, CA 37 1677

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation