Manufacturing method or an exposing method for a semiconductor device or a semiconductor integrated circuit device and a mask used therefor

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5736300
SERIAL NO

08694263

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

One object of the present invention is to provide the reduced projection exposure method which enables the exposure of various and fine patterns in manufacturing process of semiconductor devices or semiconductor integrated circuit devices. Structure of the present invention to attain the above object is to carry out the reduced projection exposure using a phase shift mask provided with a prescribed correction pattern on the end of the mask pattern domain of a constant mode or the boundary of the mask pattern domain of plural modes. According to this structure, as the end effects etc. are canceled by the correction pattern, the various and fine patterns can be exposed.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
HITACHI LTD6-6 MARUNOUCHI 1-CHOME CHIYODA-KU TOKYO 100-8280

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Mizuno, Fumio Tokorozawa, JP 47 920
Morita, Masayuki Fussa, JP 70 803
Moriuchi, Noboru Ohme, JP 16 388
Shirai, Seiichiro Hamura, JP 15 193

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation