TTL to CMOS level translator with voltage and threshold compensation
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Mar 24, 1998
Grant Date -
N/A
app pub date -
Aug 27, 1996
filing date -
Jan 31, 1994
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
A CMOS input buffer is described for such CMOS circuits as dynamic random access memories, microprocessors, and the like, for receiving TTL logic high and low level signals. The input buffer includes an input stage formed from a p-channel and n-channel MOS transistors configured to have substantially equal transconductances, connected to form a series current path between a bias voltage and a lower voltage (e.g., ground), setting the trip point of the input stage approximately midway between the typically specified TTL logic high and low levels. The differential between the bias and lower voltages from which the input buffer operates assures that at least one of the MOS transistors is off for a TTL logic high or low level input, obviating power consumption while the input signal is at such level. The input buffer is also made insensitive to symmetrical power supply noise, consumes less power, and is made insensitive to threshold voltage variations.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully