Phase-locked loop timing controller in an integrated circuit memory
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Sep 9, 1997
Grant Date -
N/A
app pub date -
Sep 21, 1995
filing date -
Sep 21, 1995
priority date (Note) -
Expired
status (Latency Note)
Importance
Abstract
Interleaved operation of multiple memory banks is improved by including a frequency multiplier and a synchronizing circuit, such as a phase-locked loop, as part of an integrated circuit memory chip. Frequency multiplication supplies additional clock edges for timing different phases of the system clock signal. The synchronizing circuit provide precise control of clock edge timing to exactly align the timing signals in one memory chip with the timing signals in another memory chip despite variability in temperature, process and voltage parameters between the chips.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully