Digital phase-locked loop for data separation

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5652773
SERIAL NO

08594596

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A digital phase-locked loop locks to the reference clock signal in the encoded input data stream and separates the reference clock signal from the actual data signal. The digital phase-locked loop includes a digital oscillator that generates a pulse train with a period continuously adjusted in accordance with time variations in the input data stream so as to maintain the regenerated data in proper phase relationship with the reference clock. The digital phase-locked loop also contains a predict phase generator that generates a predict phase with a fraction part in order to improve the precision of phase adjustment without increasing frequency of the system clock. The circuit also includes a digital low pass filter that generates a first order predict phase, of which the small transient phase variation in the reference clock is removed such that the frequency stability of the recovered reference clock is enhanced. The data window and data regenerator of the circuit generates the data window signal to help separation of reference clock from actual data and regenerated data signal that is more evenly spread in time and more stable in frequency.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
UTEK SEMICONDUCTOR CORPSCIENCE-BASED INDUSTRIAL PARK NO 5 CREATION ROAD II HSINCHU

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Lu, Chau-Her Tainan, TW 2 14

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation