Ram-logic tile for field programmable gate arrays
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
May 13, 1997
Issued Date -
N/A
app pub date -
Aug 1, 1995
filing date -
Oct 19, 1994
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
An improved RAM-logic tile (RLT) for use in a field programmable gate array (FPGA) is presented. The RLTs are located at the intersection of global horizontal and vertical lines. Wiring segments run locally between RLTs and contain programmable antifuses for connecting segments within an RLT and to neighboring RLTs. The RLTs are implemented with transmission gates and can be efficiently configured into a memory structure and/or logic device.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully