Method of making thin film transistor with light-absorbing layer

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5612235
SERIAL NO

08551727

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A self-aligned polysilicon thin film transistor, and a method for manufacturing it, is descrbed. An insulating substrate is provided. A gate electrode is formed on the insulating substrate. A protective light-absorbing layer is formed over the gate electrode and over the insulating substrate. The protective light-absorbing layer is patterned. A gate dielectric layer is formed over the protective light-absorbing layer and over the insulating substrate. A layer of amorphous silicon is formed over the gate dielectric layer. A photoresist mask is formed over the layer of amorphous silicon, aligned with the protective light-absorbing layer. The amorphous silicon layer is implanted with a conductivity-imparting dopant in source/drain regions not protected by the photoresist mask. The photoresist mask is removed. The amorphous silicon layer is laser-annealed, whereby doped polysilicon is formed in the source/drain regions, and undoped polysilicon is formed in areas between the source/drain regions. Source and drain electrodes of electrically conductive material are formed in contact with the source/drain regions.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTENO 195 SEC 4 CHUNG HSING RD CHUTUNG HSINCHU 310401

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Weng, Tzung-Szu Taipei, TW 2 39
Wu, Meng-Yueh Taipei, TW 6 49

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation