Debris-reducing film-type resistor and method
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Jan 14, 1997
Grant Date -
N/A
app pub date -
Jul 12, 1994
filing date -
Jul 12, 1994
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
A resistor combination and method, that is formed by a substrate having a resistive film on it, and pins extruding from one edge of the substrate and connected to the film. A U-shaped cold region is provided on the substrate around at least much of the film, and is so constructed that application of common high overload voltages to the pins causes vertical fracture of the substrate. The resulting substrate pieces are held by the pins to the circuit board. In one embodiment, a synthetic resin housing is provided around the substrate.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully