Synchronized fault tolerant reset

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5537655
SERIAL NO

08342763

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A synchronizing circuit comprises a plurality of substantially identical modules for receiving respective asynchronous input signals and respective local clock signals with the local clock signals of the respective modules being substantially synchronized. Each module of the synchronizing circuit comprises a de-metastabilizer stage, a global synchronizing stage and a majority edge detector and voter network. The de-metastabilizer stage receives the input signal of the module and provides an output signal free of glitches and metastable conditions, synchronized to the local clock signal. The global synchronizing stage receives the output signals of the de-metastabilizer stage of each module and provides respective output signals synchronized to the local clock signal. The majority edge detector and voter network receives the output signals of the global synchronizing stage and outputs a voted output signal synchronized to the other modules' voted output signals and to the local clock signal.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
RATEZE REMOTE MGMT L L C2711 CENTERVILLE RD SUITE 400 WILMINGTON DE 19808

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Truong, Tuong K Renton, WA 27 197

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation