Parallel programming of field programmable gate array devices
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Jun 4, 1996
Issued Date -
N/A
app pub date -
Apr 28, 1995
filing date -
Dec 16, 1992
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
Method and apparatus for rapidly configuring several field programmable gate arrays ('CFPGAs'), some of which FPGAs are of different sizes. In accordance with the present invention, the configuration is provided to each FPGA in parallel, on a bit-wise basis. Further, the different sizes of FPGA are accommodated by utilizing dummy bits in the configuration data. Still further, the configuration process can be completed at different times, i.e., the completion times of the configuration process can be staggered, by use of dummy bits in the configuration data.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully