Process for making a matrix of thin layer transistors with memory capacitors

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5462887
SERIAL NO

08343108

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

The process for making a matrix of thin layer transistors with memory capacitors includes forming a first conductive layer on a substrate, and in a first mask step, etching it to form row conductors of the matrix, gate contacts of the thin layer transistors and ground electrodes of the memory capacitors; forming a gate-insulating layer for the thin layer transistors; forming a semiconductor layer, especially an a-Si:H semiconductor layer; applying a p- or n-doped semiconductor layer to provide drain and source contacts; forming and etching a second conductive layer for the column conductors of the matrix of the thin layer transistors, the drain and source contacts of the thin layer transistors and the counter electrodes of the memory capacitors in a second mask step; plasma etching of the doped semiconductor layer with the second conductor layer acting as mask and determining an end of the etching process by observing the optical emission of an etching plasma used for the plasma etching; etching the undoped semconductor layer in a third mask step; forming and etching a transparent conductive layer to form an screen element electrode and metallizing the column conductors of the matrix of thin layer transistors to provide conductive connection of their drain contacts with the counter electrodes of the memory capacitors in a fourth mask step; and forming a transparent passivating layer.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
UNIVERSITAET STUTTGARTKEPLERSTRASSE 7 STUTTGART 70174

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Gluck, Joachim Stutgart, DE 12 112

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation