Method and apparatus for tracing multiple errors in a computer system subsequent to the first occurence and prior to the stopping of the clock in response thereto
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Aug 22, 1995
Grant Date -
N/A
app pub date -
Sep 29, 1992
filing date -
Sep 29, 1992
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
An approach to error assessment in computer systems is based on storing important state information while the machine is operating in a trace memory for each cycle of the clock. The trace memory is then coupled through the scan interface or otherwise to the service processor for use in analyzing the error. A set of signal lines in the data processing system is connected in parallel to the input port of the trace memory. Storing logic is coupled to the processor clock and to the input port of the memory, for storing information from the set of signal lines in successive locations in the trace memory in response to successive cycles of the clock. The output port of the trace memory is coupled to the service processor. The system also includes logic which counts the number of cycles of the clock after detection of an error until stopping of the clock and a system for tagging storage locations in the trace memory that correspond to cycles in which an error was detected.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully