Flash EEPROM array data and header file structure
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Aug 1, 1995
Issued Date -
N/A
app pub date -
Jun 1, 1994
filing date -
Sep 13, 1991
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
A file structure employed in a flash electrically erasable and programmable read only memory ('EEPROM') system and aspects of forming and using certain data fields within such a file structure. An array of rows and columns of EEPROM memory cells is divided into blocks of cells that are separately addressable for the purpose of erasing an entire block of cells at the same time. Each block contains several rows of cells with certain columns thereof storing a sector of data, typically 512 bytes of data, and other columns of cells within the same rows being used as spare cells to replace any defective sector data cells and store overhead (header) information about the block and the data sector. Such overhead information includes pointers to locations of any defective sector data cells within the block, whether the block has been mapped out in favor of another block, error correction codes for the sector data and the header information, and other similar types of information.
First Claim
Family
International Classification(s)
- No Non-US Classification to display
Cited Art Landscape
Patent Citation Ranking
- No Patent Citation Ranking to display
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully