Synchronous semiconductor memory device

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5384745
SERIAL NO

08046333

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Memory arrays are divided into banks which can be operated independent from each other. Read data storing registers and write data storing registers operating independent from each other are provided for the banks. The memory array is divided into a plurality of small array blocks, local IO lines are arranged corresponding to each array block, and the local IO lines are connected to global IO lines. The global IO lines are connected to preamplifier groups and to write buffer groups. By control signal generating circuits and by a register control circuit, inhibition of writing of a desired bit only during successive writing operation can be done, data can be collectively written to the selected memory cells when the final data is input if the data writing should be stopped before reaching the wrap length in successive writing, and the timing for activating the memory array when the write cycle should be repeatedly carried out can be delayed. A synchronous semiconductor memory device having small chip area, high speed of operation, low power consumption and multiple functions is provided.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
MITSUBISHI DENKI KABUSHIKI KAISHACHIYODA-KU TOKYO 100-8310

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Iwamoto, Hisashi Hyogo, JP 56 2264
Kajimoto, Takeshi Hyogo, JP 37 1277
Konishi, Yasuhiro Hyogo, JP 100 2814
Miyamoto, Takayuki Hyogo, JP 73 1184

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation