Method of and system for providing access to bus in multi-processor system
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Oct 25, 1994
Grant Date -
N/A
app pub date -
Sep 17, 1991
filing date -
Sep 17, 1990
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
A system for securing a bus for a multi-processor system includes a plurality of processors connected in a closed loop so that each processor has a bus arbitration input signal output from the preceding processor and a bus arbitration output signal output to the following processor. The processor is judged to have the right to secure the bus when an exclusive logical sum of the bus arbitration input and output signals is a logical '1' and to have no right to secure the bus when the exclusive logical sum is a logical '0'. The processor, when it is judged to have the right to secure the bus, reverses its bus arbitration output signal so as to abandon its own right to secure the bus and transfer the right to secure the bus to the following processor.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully