Distributed memory architecture for a configurable logic array and method for using distributed memory
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Aug 30, 1994
Grant Date -
N/A
app pub date -
Jul 28, 1989
filing date -
Jul 28, 1989
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
Additional circuitry for a configurable logic array having logic functions which are programmed by loading memory cells which cause the logic array to generate a desired function. With the additional circuitry, the memory cells can also be used as memory for access by other parts of the logic array during operation.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully