High voltage transistor having reduced on-resistance
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Mar 15, 1994
Grant Date -
N/A
app pub date -
Jul 31, 1992
filing date -
Jul 31, 1992
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
A method for forming a plurality of surface conduction paths (33) in a conductive region (16) of a first conductivity type. A plurality of areas (17) of a second conductivity type are formed in the conductive region (16). The plurality of areas (17) deplete the conductive region (16) when a reverse bias voltage is placed across the conductive region (16) and the plurality of areas (17). Area of the conductive region (16) adjacent to each of the plurality of areas (17) form the plurality of surface conduction paths (33) for conducting current through the conductive region (16).
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully