Method of manufacturing a semiconductor device having buried elements with electrical characteristic

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5286670
SERIAL NO

07880892

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

There are disclosed a semiconductor device having electrical elements buried a SOI substrate and a manufacturing method thereof, the manufacturing method of the invention comprising the steps of: (a) forming a first isolating insulator layer at a seed wafer by using an isolation mask, depositing a second isolating insulator layer overlying the first isolating insulator layer and the seed wafer, and defining contact holes by using a contact mask to form contacts on the seed wafer; (b) depositing a first polysilicon layer on the second isolating insulator layer and the contacts and doping an impurity into the first polysilicon layer; (c) patterning the first polysilicon layer to define an electrical element, depositing an insulating layer around the electrical element, and forming a second polysilicon layer overlying the second isolating insulator layer and the insulating layer; (d) doping an impurity into the second polysilicon layer for connecting with a handling wafer, and polishing the second polysilicon layer thus doped to form a mirror surface; (e) depositing an insulating layer for connection on the handling wafer, and performing a thermal process to bond the handling wafer and the mirror surface through the insulating layer for connection; and (f) polishing the seed wafer until the first isolating insulator layer as a polishing stopper is exposed, to form the SOI substrate having an active region where a device is formed, by the invention the efficiency of chip area can be promoted.

First Claim

See full text

Other Claims data not available

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
KOREA ELECTRONICS AND TELECOMMUNICATIONS RESEARCH INSTITUTEDAEJEON KOREA

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Kang, Sang-Won Daejeon, KR 23 683
Kang, Won-Gu Daejeon, KR 5 740
Yu, Hyun-Kyu Daejeon, KR 146 3301

Cited Art Landscape

Load Citation

Patent Citation Ranking

  • 260 Citation Count
  • H01L Class
  • 98.97 % this patent is cited more than
  • 31 Age
Citation count rangeNumber of patents cited in rangeNumber of patents cited in various citation count ranges133842351204041185611901 - 1011 - 2021 - 3031 - 4041 - 5051 - 6061 - 7071 - 8081 - 9091 - 100100 +0255075100125150175200225250275300325350375400425

Forward Cite Landscape

Load Citation