High speed redundant rows and columns for semiconductor memories
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Dec 28, 1993
Grant Date -
N/A
app pub date -
Sep 28, 1990
filing date -
Sep 28, 1990
priority date (Note) -
Expired
status (Latency Note)
Importance
Abstract
A semiconductor memory having a redundant column is described in which access time is not reduced when the redundant column is employed to replace a defective column. The memory includes a number of columns of memory cells, each column having a corresponding input/output node. A set of input/output lines, the set typically being one smaller than the number of columns, is connected to a corresponding set of switches. The switches connect each input/output line to one, and only one input/output node chosen in response to a control signal supplied to the switch. By having positioned all of the switches on the left side of the defective column to connect to columns to the left of their respective input/output connections, and by positioning all of the switches on the right side of the defective column to connect to the columns on the right side of their respective input/output connections, the defective column is removed from operation without increase in propagation delays. In this manner, the access speed of the memory remains constant regardless of which column is defective.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully