Semiconductor integrated circuit device having a plurality of memory blocks and a lead on chip (LOC) arrangement

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5208782
SERIAL NO

07892708

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A semiconductor integrated circuit memory structure is provided which uses macro-cellulated circuit blocks that can permit a very large storage capability (for example, on the order of 64 Mbits in a DRAM) on a single chip. To achieve, this, a plurality of macro-cellulated memory blocks can be provided, with each of the memory blocks including a memory array as well as additional circuitry such as address selection circuits and input/output circuits. Other peripheral circuits are provided on the chip which are common to the plurality of macro-cell memory blocks. The macro-cell memory blocks themselves can be formed in an array so that their combined storage capacity will form the large overall storage capacity of the chip. The combination of the macro-cell memory blocks and the common peripheral circuitry for controlling the memory blocks permits a faster and more efficient refreshing operation for a DRAM. This is enhanced by a LOC (Lead On Chip) arrangement used in conjunction with the memory blocks.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
ELPIDA MEMORY INC2-1 YAESU 2-CHOME CHUO-KU TOKYO

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Hori, Ryoichi Hinode, JP 89 1846
Ishihara, Masamichi Hamura, JP 72 1690
Iwai, Hidetoshi Shin, JP 37 1025
Kasama, Yasuhiro Tokyo, JP 24 509
Maeda, Toshio Ohme, JP 47 676
Matsuura, Hiromi Tokorozawa, JP 22 369
Miyamoto, Eiji Ohme, JP 41 699
Miyazawa, Kazuyuki Iruma, JP 129 1496
Nakamura, Hisashi Shin, JP 80 1088
Oshima, Kazuyoshi Ohme, JP 108 1734
Sakai, Osamu Kodaira, JP 107 857
Sakuta, Toshiyuki Hamura, JP 27 776
Sasaki, Toshio Hachioji, JP 158 2841
Takahashi, Yasushi Tachikawa, JP 193 3896
Tazunoki, Masanori Hamura, JP 5 224
Uchiyama, Hiroyuki Fuchuu, JP 142 2648

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation