Importance

Loading Importance Indicators...

Abstract

A control method for processing elements (PE) in a parallel processing system, such as an array processor, in which data processing is carried out with data transfer between the PEs, and wherein the data transfer between the PEs is performed simultaneously with the data operations in the PEs to improve the processing speed of the parallel processing system. Three buffer memories are respectively connected to a data input path from one data procesing apparatus, a data output path to another data processing apparatus, and data paths for transmitting data from or to the data operation unit in the data processing apparatus itself having these three buffer memories. Connections between these buffer memories and the data paths are switched, in such a manner that one of these buffer memories is connected to the external data input path from one data processing apparatus, while the other two buffer memories, are connected to the data output path to another data processing apparatus and the data paths from or to the data operation unit, respectively. When receiving data in the buffer memory connected to the data input path from one data processing apparatus, the buffer memory connected to the data output path transmits data to another data processing apparatus, and the buffer memory connected to the data paths from or to the data operation unit sends data to this unit and receives the operation results from this unit.

Loading the Abstract Image...

First Claim