Lead connections means for stacked tab packaged IC chips
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Aug 11, 1992
Issued Date -
N/A
app pub date -
Nov 25, 1991
filing date -
Jun 24, 1987
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
In the present invention, memory chips are stuck together in stacked fashion by TAB (tape automated bonding), and a multiple memory chip and lead complex like an SOP (small out-line package) is formed of the chips and leads, whereby a memory module of high packaging density can be realized by a flat packaging technique.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully