Adaptive phase lock loop

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5093847
SERIAL NO

07633477

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

An adaptive phase lock loop for jitter tracking. A filter in the adaptive PLL has coefficients that are automatically adjusted to minimize the error signal. The first block of the adaptive PLL is a phase shifter that is used to eliminate the frequency offset and phase offset in the input signal. The output of the phase shifter is received by a slicer that makes an estimate of what the corrected signal should be. Then the difference between the input and output of the slicer is multiplied by the output of the slicer. The imaginary part of the result is used as an estimate of the phase error. After passing through an amplitude limiter the signal is provided to a finite impulse response (FIR) filter having adaptive coefficients. The FIR coefficients are adjusted to minimize the mean squared phase error using a gradient method. These coefficients are updated each baud. A second order loop is added to track any frequency offset present in the line signal. The signal is fed through a sin/cos table back to the phase shifter.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
MAXIM INTEGRATED PRODUCTS INC160 RIO ROBLES SAN JOSE CA 95134

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Cheng, King Y Penn Valley, CA 4 120

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation