Addressing multiple types of memory devices

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5040153
SERIAL NO

07473509

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

The present invention provides a memory addressing system that can accommodate multiple size DRAMS. DRAMS of various sizes can be mixed in a variety of ways. The present invention provides a hardware register associated with each pair of banks of DRAMS. This hardware register is programmable to indicate the type of DRAMS that have been inserted in the particular memory banks and to indicate the starting address of the particular set of memory banks. Using this technique, it is necessary to insert the largest memory chips in the first memory bank. Memory chips of either size can be inserted in either set of memory banks and the information in the programmable register is used to control circuitry which appropriately modifies the accessing signals which are sent to the memory system.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
CHIPS AND TECHNOLOGIES INCORPORATEDSAN JOSE CA

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Fung, Michael G San Jose, CA 8 433
Wang, Justin Saratoga, CA 34 479

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation