High CMOS open-drain output buffer

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5028819
SERIAL NO

07535403

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A CMOS N-channel, open-drain, pull-down buffer circuit is capable of pulling down voltages on an external pad in excess of the breakdown voltage of the individual N-channel field effect transistors in the buffer circuit. The circuit may be fabricated as part of a CMOS interated circuit in an industrial standard 1.5 microns CMOS process. The higher voltage acceptance is effected by using two open-drain N-transistors in series such that the external voltage is divided among the two transistors. A parallel high voltage circuit to the external pad can be independently optimized to provide a lower impedance path and a higher endurance for electrostatic discharge. While the two-transistor voltage divider exposes one of the transistor' gate to ESD via another external terminal, enhanced ESD protection is effected by having a resistor in series between the gate and the external terminal.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
ZILOG INC6800 SANTA TERESA BLVD SAN JOSE CA 95119

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Clark, Stephen Campbell, CA 14 77
Ekman, Elisabeth Campbell, CA 2 36
Walker, Andre Campbell, CA 17 442
Wei, Tom S Campbell, CA 2 36

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation